Traditionally static timing analysis (STA) is used to verify if a CMOS digital design can meet the target speed at various process and interconnect corners. In practice, the worst-case slow or ...
A year or two ago, it looked like statistical timing analysis might be the next great new thing in IC design. Now it's less clear–and a debate at the recent International Symposium on Physical Design ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results